Southern Programmable Logic - SPL 2019

Dynamic Partial Reconfiguration

Julio Dondo Gazzano Jdondo@unsl.edu.ar Juliodaniel.dondo@uclm.es



SPL – 2019 Buenos Aires – Argentina

Partial Reconfiguration (PR) is the ability to time multiplex hardware dynamically on a single FPGA

PARTIAL RECONFIGURATION means:

□ The modification of a **reconfigurable region** in the FPGA fully configured by loading a partial configuration file (Partial Bitstream).

DYNAMICALLY means:

These Partial BIT files can be downloaded when the FPGA is in running mode without compromising the integrity of the applications running on the rest of the FPGA



Benefits and uses

- Reduce power consumption (use it when you need it)
- Less resources needed (again, less power consumption)
- Shorter reconfiguration time
- HW components interchangeability
- Adaptive design (Reduce implementation costs)
- Encriptation key management (security)
- Self monitoring service (Having a DUT change test patern on the fly)
- Reconfigurable grids or clusters (HPC)

amazon

webservices

Success with Partial Reconfiguration

Computing Acceleration in the Cloud

- > Amazon Web Services EC2 F1 Instances
 - Powered by the Xilinx Reconfigurable Acceleration Stack on UltraScale+
 - Deploy acceleration kernels in the cloud across many F1 instances





Ok, everything is fantastic, but

How easy is to design PR systems?

Let's define some terms first.



Reconfigurable Partition

A Partition is a logical section of the design, userdefined at a hierarchical boundary, to be considered for design reuse.



Reconfigurable Partition Ploorplanning

Draw PBLock

In a 7 series device a reconfigurable frame is 50 CLBs high by 1 CLB wide.

It is good practice to frame-align the Reconfigurable Partition to achieve best place an route results.





Partition Pin
 Partition pins
 are the logical
 and physical
 connection
 between static
 logic and
 reconfigurable
 logic

- Partial Reconfiguration (PR) is an expert flow within the Vivado Design Suite
- PR is supported through Tcl or by command line only; there is no project support at this time.
- Device support in Vivado Design Suite 2018.3:
 - 7 Series: All Artix-7, Kintex-7, Virtex-7, and Zynq-7000 SoC devices, Ultrascale, Ultrascale+.

For partial reconfiguration in Virtex-6, Virtex-5 and Virtex-4 devices use ISE Design Suite



Partial Reconfiguration Technology Timeline



However, besides tool's issues, there are several aspects to address during design

Design considerations Componing your design Testing your design Vivado Design Flow Managing Partial Reconfiguration Process

Let's go into details



Where to start?

Defining which part of your design will be static

Managing one more degree of freedom.

- Hw/Sw partitioning (modeling and profiling)
- Static/dynamic partitioning

Static Design, part of the design that remains the same during design life cycle.

Dynamic design, part of the design that can change many times during design life cycle.



SPL – 2019 Buenos Aires – Argentina

Designing Reconfigurable Modules

• All modules sharing the same reconfigurable zone must have the **same interface** to the static part of the design. These interfaces must have the same name, width and direction,

Designing Reconfigurable Modules

- All modules sharing the same reconfigurable zone must have the **same interface** to the static part of the design. These interfaces must have the same name, width and direction,
- The name of the module must be the same in all intances. Then, to identify each reconfigurable module from the others it is necessary to create different folders, each one for the corresponding reconfigurable module.

Designing Reconfigurable Modules

- All modules sharing the same reconfigurable zone must have the **same interface** to the static part of the design. These interfaces must have the same name, width and direction,
- The name of the module must be the same in all intances. Then, to identify each reconfigurable module from the others it is necessary to create different folders, each one for the corresponding reconfigurable module.
- Outputs of the reconfigurable modules must be ignored during partial reconfiguration process.
 - Vivado design tools provides with a PR Decoupler Ip that allows users to insert Muxes to decouple custom interfaces, AXI-Lite and AXI4-Stream interfaces.
 - You can do also by your own adding registers or muxes to the outputs of reconfigurable modules on the static side of the interfaces.

Designing Reconfigurable Modules

Other aspects to be considered

To start and to Stop RM execution

- Initial State (Reset After Reconfiguration)
- Final State (Consistency checkpoint for RM replacement)
- Persistence (Management of internal data)
- Take into account the technology used
 - Ultrascale need that RM must be cleared before reconfiguration

Designing Reconfigurable Modules

Other aspects to be considered

Persistence (Management of Internal data)

Tstop_RM = Tstop_meth + Tack + Tstate_trf

Tstate_trf = StSize/Chwidth*Ncycles+init_time



Once you have designed reconfigurable modules and synthesised them it is necessary **to define a reconfigurable region** with enough reconfigurable resources (CLB, DSP, blockRAMs) to place the biggest reconfigurable module.



SPL – 2019 Buen

How to define these Reconfigurable regions?

Depending on the components

- Size of the components
- Resources needed (CLB, DSP, BlockRAMs)
- Interaces between static and dynamic parts
 - Same interface with the static part for all dynamic designs
 - Modules with different interfaces (adapters)



How to define these Reconfigurable regions? Depending on the technology

For 7 series, it is recommended to vertically align Pblocks with frame/clock region boundaries.

- A Reconfigurable Frame is the smallest size physical region that can be reconfigured.
- In a 7 series device a reconfigurable frame is 50 CLBs high by 1 CLB wide.
- Clocks including BUFG, BUFR, MMCM, PLL, I/O, components, transceivers and components that can modify the architecure such as BSCAN, XADC, ICAP, STARTUP can not be configured and must be placed in static region.

How to define these Reconfigurable regions? Depending on the technology

For UltraScale and UltraScale+ devices, the list of reconfigurable component types is more extensive:

- CLB, block RAM, and DSP component types as well as routing resources
- Clocks and clock modifying logic, including BUFG, MMCM, PLL, and similar components
- I/O and I/O related components (ISERDES, OSERDES, IDELAYCTRL)
- Serial transceivers (MGTs) and related components
- PCIe, CMAC, Interlaken, and SYSMON blocks

Componing your design

FPGA Partial reconfiguration Componing your design

- At top level you will have the static design plus a black box for each reconfigurable region.
- Create a design with one of the RM as it was all static (non PR flow) to evaluate functionality, performance, etc.
- Repeat with each one of the RM
- Consider evaluate each posible configuration when managing several Reconfigurable Regions

Testing your design

FPGA Partial reconfiguration Testing your design

Each reconfigurable module must be tested in order to met with the performance and timing constraints of the whole design. A static timing analysis must be done for each reconfigurable module in the overall design to verify that all constraint are met.

FPGA Partial reconfiguration Testing your design

Each reconfigurable module must be tested in order to met with the performance and timing constraints of the whole design. A static timing analysis must be done for each reconfigurable module in the overall design to verify that all constraint are met.

Once we have designed all reconfigurable modules, it is necessary to create static designs with each one of the modules for testing functionality, timing and physical constraints of the design. That means you have many flat designs as reconfigurable modules you have.

Having all these stuffs already defined, let's see the

Partial Reconfiguration Design Flow



SPL – 2019 Buenos Aires – Argentina

Partial reconfiguration design flow



Synthesis

Synthesizing the Top Level

You must have a top-level netlist with a black box for each Reconfigurable Partition (RP).

This requires the top-level synthesis to have module/entity declarations for the partitioned instances, but no logic; the module is empty

Synthesizing Reconfigurable Modules

Each Reconfigurable Module must be instantiated in the same black box in the static design, so the different versions must have identical interfaces.

Each module (including Static) needs to be synthesized bottom-up so that a netlist or checkpoint exists for static and each Reconfigurable Module.

Implementation (I)

Create physical constraints (Pblocks) to define the Reconfigurable regions.

Set the HD.RECONFIGURABLE property on each Reconfigurable Partition.

Implement a complete design (static and one Reconfigurable Module per Reconfigurable Partition) in context.

Save a design checkpoint for the full routed design.

Implementation (II)

Remove Reconfigurable Modules from this design and save a staticonly design checkpoint.

Lock the static placement and routing.

Add new Reconfigurable Modules to the static design and implement this new configuration, saving a checkpoint for the full routed design.

Repeat last Step until all Reconfigurable Modules are implemented.

Verification

Run a verification utility (pr_verify) on all configurations.emove Reconfigurable Modules from this design and save a static-only design checkpoint.

Generate Bitstreams.

Create bitstreams for each configuration, and partial bitstreams

Dynamic Reconfiguration Management

How to manage the reconfiguration process?

Xilinx provides different configuration modes depending on the technology



Figure 6-2: PL Configuration Paths

Source: https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf

36



Figure 6-2: PL Configuration Paths

Source: https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf



Figure 6-2: PL Configuration Paths

Source: https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf

38



Figure 6-2: PL Configuration Paths

Source: https://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf

Example of Dedicated Hw Component for ICAP management

Reconfiguration Engine



Source:T. G. Cervero et al., "A Scalable and Dynamically Reconfigurable FPGA-Based Embedded System for Real-Time Hyperspectral Unmixing," in IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing, vol. 8, no. 6, pp. 2894-2911, June 2015.

Example of Dedicated Hw Component for ICAP management

Reconfiguration Engine



It is responsible for offering a set of reconfiguration services through a simple bus interface, whichis based on a bidirectional FSL and a unidirectional Native Port Interface(NPI)

Source:T. G. Cervero et al., "A Scalable and Dynamically Reconfigurable FPGA-Based Embedded System for Real-Time Hyperspectral Unmixing," in IEEE Journal of Selected Topics in Applied Earth Observations and Remote Sensing, vol. 8, no. 6, pp. 2894-2911, June 2015.

Reconfiguration Engine



SPL – 2019 Buenos Aires – Argentina



Planification of Partial reconfiguration

- Selecting the new reconfiguration process
- Which component will be evicted
- Planning when to stop this component
- Which area will be used (for those components that belongs to different RP)

Source:T. Cervero et al., "A Resource Manager for Dynamically Reconfigurable FPGA-Based Embedded Systems," 2013 Euromicro Conference on Digital System Design, pp 633-640.

Some examples using Partial Reconfiguration



45

FPGA Partial reconfiguration R-Grid FPGA details



Francisco Sanchez Ph.D Thesis UCLM (2013)

46 SPL – 2019 Buenos Aires – Argentina

Functional and timing in-hardware verification of FPGA-based designs using unit testing frameworks

First Prize: Xilinx Open Hardware Contest 2017

Julian Caba Ph.D Thesis UCLM (2017)



SPL – 2019 Buenos Aires – Argentina

Julio Daniel Dondo Gazzano



Julian Caba Ph.D Thesis UCLM (2017)



Julian Caba Ph.D Thesis UCLM (2017)

b)

a) 0011 2233 4455 6677 8899 AABB CCDD EEFF

 00000000:
 3834 0063 000B 3230 3136 2F30 322F 3236

 00000010:
 0064 0009 3135 3A30 383A 3037 0065 003D

 00000020:
 BAFC FFFF FFFF FFFF FFFF FFFF FFFF FFFF

 00000030:
 FFFF FFFF FFFF FFFF FFFF FFFF FFFF

 00000040:
 FFFF 0000 00BB 1122 0044 FFFF FFFF FFFF

 0000050:
 FFFF AA99 5566 2000 0000 3002 2001 0000

 0000060:
 0000 3002 0001

000007E0: FFFF S000 0000

.....

.....

003F9EE0:	0000	E3C3	ECF5	2000	0000	3000
003F9EF0:	8001 0000 000D	2000	0000	2000	0000	2000
003F9F00:	0000 2000 0000					

0011 2233 4455 6677 8899 AABB CCDD EEFF

FFFF FFF	F FFFF	FFFF	0000	00BB	1122	0044
FFFF FFF	F FFFF	FFFF	AA99	5566	2000	0000
3002 200	1 0000	0000	3002	0001	•••••	
	FFFF	FFFF	FFFF	FFFF	FFFF	FFFF
3003 600	1 0000	0005	FFFF	FFFF	FFFF	FFFF
3000 800	1 0000	0005	0000	0000		
	E313	81E5	2000	0000	3000	8001
0000 000	D					
	FFFF FFF 3002 200 3003 600 3000 800	FFFF FFFF FFFF 3002 2001 0000 	FFFF FFFF FFFF FFFF FFFF 3002 2001 0000 0000 FFFF FFFF 3003 6001 0000 0005 3000 8001 0000 0005 E313 81E5 0000 000D	FFFF FFFF FFFF FFFF FFFF FFFF AA99 3002 2001 0000 0000 3002	FFFF FFFF FFFF FFFF FFFF AA99 5566 3002 2001 0000 0000 3002 0001	FFFF FFFF FFFF FFFF FFFF FFFF FFFF FF



Julian Caba Ph.D Thesis UCLM (2017)

FPGA Partial reconfiguration Documentation

https://www.xilinx.com/support/documentation/ sw_manuals/xilinx2018_1/ug947-vivado-partial-reconfiguration-tutorial.pdf

https://www.xilinx.com/support/documentation/ sw_manuals/xilinx2018_3/ug909-vivado-partial-reconfiguration.pdf

https://www.xilinx.com/support/documentation-navigation/ design-hubs/dh0017-vivado-partial-reconfiguration-hub.html

DynDeT: Dynamic Partial Reconfiguration Design Tool

DynDet: Dynamic Partial Reconfiguration Design Tool

DynDet is a QT-based graphical tool created by ARCO Research group of University of Castilla-La Mancha, to manage the design process of dynamically reconfigurable systems

Built over Vivado tools, dynDet tool automatizes the process design of partial reconfigurable system.



		dynDeT: dynamic partial reconfiguration DEsign Tool		● 0 ⊗
Tools Help				
dynDeT: dynamic partial reco	onfiguration DEsign Tool			
Output directory: /home/juli	o/Working/2018.3/PR/proje	ct_2/		ОК
Design flow General information	FPGA data			
Static part Recofigurable partitions	Part: xc7z020clg484-	1		•
Reconfigurable modules	Board: em.avnet.com:z	ed:part0:1.3		•
Bitstreams	Vivado project data			
	Block design name:	design_1		
	Block design file:	/home/julio/Working/2018.3/PR/project_2/design_1.tcl		
	User IPs path (optional)	/home/julio/Files/files/ip_repo		
				Continuar
			Clean design	Generate design
5 SPL – 2019 Bu	enos Aires – Argentina	Julio Daniel Dondo Gazzano	UNS	

		dynDeT: d	dynamic partial reconfigurati	ion DEsign Tool			● 0 ⊗
Tools Help							
dynDeT: dynamic partial reco	nfiguration DEsign Too	ı					
Output directory: /home/julio	/Working/2018.3/PR/pr	oject_2/					ОК
Design flow	Add new partition						
General information Static part Recofigurable partitio Reconfigurable modules Configurations Bitstreams	Reconfigurable mode Instance name: Instance path (Vivado Hardware location: Properties:	ule name:	ESET_AFTER_RECONFIG V S	NAPPING_MODE		Open floorpla	nning window
	Available partitions						
	Name	Instance	Source	ET_AFTER_RECON	SNAPPING_MODE	HW reso	urces
	rModule_2areas	rm_2areas	design_1_i/top_shift_0/U0	true	true	SLICE_X20Y19:SL	ICE_X40Y4
	rModule_2areas_b	rm_2areas_b	design_1_i/top_counter_0	true	true	SLICE_X5Y0:SLICE	_X6Y49 RA
							Continuar
						Clean design	Generate design

56

	Flo	orplanning - dynDeT: dynamic partial reconfiguration DEsign Tool	8	•••
Tools Help	Floorplanning			
dynDeT: dyna	Board (em.avnet.com:zed:part0:1.3)		Display tools	
dynDeT: dyna Output direct Design flow General in Static part Recofigur Reconfigu Configura Bitstream	Board (em.avnet.com:zed:part0:1.3)		Display tools Zoom - Zoom + Find Search Added hardware resources > SLICE (84) > DSP48 (6)	OK g window partition
		* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * *	ОК	Y49 RA Continuar erate design

SPL – 2019 Buenos Aires – Argentina

Julio Daniel Dondo Gazzano

		dynDeT: d	ynamic partial reconfiguration DEsign Tool	● • •
Tools Help				
dynDeT: dynamic partial reco	nfiguration D	Esign Tool		
Output directory: /home/julio,	/Working/201	18.3/PR/project_2/		ОК
Design flow General information Static part Recofigurable partitions Reconfigurable modules Configurations Bitstreams	Add new mo Name: Partition: Files:	odule rModule_2areas PAdd		
	Available mo	odules		
	Name	econfigurable partitio	Sources	
	left	rModule_2areas	/home/julio/Files/files/src/rModule_2areas/left_shift/rModule_2areas.vhd ;	
	right	rModule_2areas	/home/julio/Files/files/src/rModule_2areas/right_shift/rModule_2areas.vhd	;
		-Madula Daaraa k	Iteres Bulle Indiana International Action Control to Co	⊾L.d
				Continuar
			Clea	n design Generate design

Julio Daniel Dondo Gazzano

UNSL

SPL - 2019 Buenos Aires - Argentina

			dynDeT: dynamic partial recor	dynDeT: dynamic partial reconfiguration DEsign Tool				
Tools Help								
dynDeT: dynamic partial reco	onfiguration DEs	ign Tool						
Output directory: /home/julio	o/Working/2018.3	8/PR/proje	ct_2/				ОК	
Design flow General information Static part Recofigurable partitions Reconfigurable modules	Add new configuration Name:		Partition					
Configurations Bitstroams			rModule 2areas		right (reference)	erence)		
Ditstreams			rModule 2areas b		up (reference)			
	Configurations					Ac		
	Configurations							
	Cf1	right (rN	Indule 2areas): up (rModule 2are	Modu	iles to implement			
	cf2	right (rN	Iodule_2areas); dp (module_2are	arear b).				
	-	ngne (nv					• •	
	Other options							
	Generate b	lanking co	onfiguration					
		-	-					
							Continuar	
						Clean design	Generate design	
9 SPI - 2019 But	enos Aires – Ara	entina		ulio Daniel	Dondo Gazzano	UNSI		

	dynDeT: dynamic partial reconfiguration DEsign Tool		● 🛛 😣
Tools Help			
dynDeT: dynamic partial reco	nfiguration DEsign Tool		
Output directory: /home/julio	/Working/2018.3/PR/project_2/		ОК
Design flow General information	List of bitstreams that will be generated		
Static part Recofigurable partitions	Name	Apply Xilinx C	ompression
Reconfigurable modules	reference		
Bitstreams	cf0		
	cf1		
	cf2		
	cf3		
			Habilitar
		Clean design	Generate design
SPL – 2019 Bue	nos Aires – Argentina Julio Daniel Dondo Gazzano	UNSL	

		dynDeT: dynamic partial reco	onfiguration DEsign Tool		🖨 🗇 😣
Tools Help					
dynDeT: dynamic partial reco	nfiguration	DEsian Tool			
Output directory: /home/iulio	/Working/20	Reconfiguration management - dynDeT: dy	namic partial reconfiguratio	on DEsig <mark>(8</mark>)	ОК
Output directory: /home/julic Design flow General information Static part Recofigurable partitions Reconfigurable modules Configurations Bitstreams	List of bitst reference cf0 cf1 cf2 cf3	Reconfiguration management How do you want to manage the FPGA recon • Using this tool • Using an application created by the user	figuration?	Next	Apply Xilinx Compression Image: Compression Image: Compression
					Clean design Generate design
51 SPL – 2019 Bu	enos Aires –	Argentina	Julio Daniel Dondo Gazza	ano	UNSL

Use dynDeT,

https://github.com/juliancaba/dynDeT



SPL – 2019 Buenos Aires – Argentina

Julio Daniel Dondo Gazzano

Thanks for your attention!

Questions?