AN APPLICATION OF THE HARDENED FLOATING-POINT CORES ON HIL SIMULATIONS

Elías Todorovich, Alberto Sánchez, Ángel de Castro





SPL 2019 - Buenos Aires

2

Power converter

- Design
- Verification
 - Thousands of directed and random tests are typically required to test performance under normal and abnormal operating conditions.



HIL emulation

 For HIL applications, the controller is connected to a virtual plant executed on a real-time simulator, instead of to a physical plant.



• ... an accurate model for HIGH-speed applications!

HIL Model

Power electronic applications



June 2013.

Simulation step

- At least 100 points per switching period are needed to obtain accurate enough results.
 - For example, a switching frequency is 100 kHz, requires an integration frequency of at least 10 MHz.
- So... simulation time-step can be very short
 - An integration frequency of 10 MHz means an integration step of 100 ns.
 - 250 ns in: M. Matar and R. Iravani. FPGA implementation of the power electronic converter model for real-time simulation of electromagnetic transients. IEEE Transactions on Power Delivery, 25(2):852–860, April 2010.



But if floating-point is used...

 But even using FPGAs, it has not been possible to reach real time simulations when small integration steps are necessary (around 100 ns or lower) if floating-point representation is used.



Hardened floating-point

√Area + Performance + Design time



Study case

- Topology of a full-bridge converter
 - An algorithm defines d and q based on S1 to S4
 - The model needs to calculate the output voltage (Vout) and inductor current (iL) every time step, taking into account four configurations.



Study case: converter equations

 Output voltage for each time step k, regardless of the configuration:

$$v_{out}(k) = v_{out}(k-1) + \frac{\Delta t}{C} \cdot (i_L(k-1) - i_R(k-1))$$

 Inductor current when dq = 10, dq = 01, and dq = 11 or dq = 00, respectively:

$$\begin{split} i_L(k) &= i_L(k-1) + \\ &+ \frac{\Delta t}{L} \cdot (v_g(k-1) - v_{out}(k-1))) \end{split}$$

$$\begin{split} i_L(k) &= i_L(k-1) + \\ &+ \frac{\Delta t}{L} \cdot (-v_g(k-1) - v_{out}(k-1)) \end{split}$$

$$i_L(k) = i_L(k-1) + \frac{\Delta t}{L} \cdot (-v_{out}(k-1))$$

Study case: implementation

Digital circuit

• Four HFPs...





Study case: verification

- The evaluation is done by collecting the state variable values, and comparing those values with those of a <u>reference</u> <u>model</u>.
- The reference model in VHDL is based on variables of *real type* and an integration step of 1.25 ns.
- Multiple simulations have been performed: <u>Input voltage</u> <u>transients</u>, changes on the dutycycle, load transients and also simulation of steady states.



SPL 2019 - Buenos Aires

16

Study case: results



Conclusions

- We have focused on a verification artifact: HIL converter models.
- Industry needs high-speed and accurate HIL models.
- Hardened floating-point cores are as fast as fixed-point implementations with a better design time...
- ... but these HFP cores support single-precision IEEE 745 operations, with known accuracy issues.
- The problem of using wider variables is that, if a nonstandard floating-point format were used, the model would not take benefit of the HFP cores, unless a sort of hybrid technique might be developed in the future.

AN APPLICATION OF THE HARDENED FLOATING-POINT CORES ON HIL SIMULATIONS

Elías Todorovich, Alberto Sánchez, Ángel de Castro



