



INTI



# Serial QDR LVDS High-Speed ADCs on Xilinx Series 7 FPGAs

Bruno Valinoti, Rodrigo Melo

April 10th to April 12th, 2019, Buenos Aires



# Outline

Introduction

ADC board characteristics

High Speed ADCs and the evolution next to FPGAs

Proposal and Implementation in the FMC16X IP Core

Architecture for testing

Validation and Results

Conclusions

## Proposed system

- ▶ Requirements, High speed, SNR and resolution.
- ▶ Abaco (4DSP) approach & problems
- ▶ Proposal
- ▶ Virtex 6
- ▶ Zynq7000 series

# Outline

Introduction

ADC board characteristics

High Speed ADCs and the evolution next to FPGAs

Proposal and Implementation in the FMC16X IP Core

Architecture for testing

Validation and Results

Conclusions

## Board specification


<b>FMC164 Analog Inputs</b>	
<b>Channels</b>	4
<b>Resolution</b>	16 bits
<b>Input voltage range</b>	1Vp-p (4dBm) to 2Vp-p (10 dBm) programmable
<b>Input gain</b>	Programmable from -2dB to 6dB in 0.5dB steps
<b>Input impedance</b>	50 $\Omega$
<b>Analog input bandwidth</b>	500MHz (typical)
<b>ADC Output</b>	
<b>Output data width</b>	QDR LVDS mode; 4-pairs DDR per channel
	DDR LVDS mode; 8-pairs DDR per channel
<b>Data Format</b>	Offset binary or 2's complement
<b>Sampling Frequency Range</b>	250MHz internal clock
	Up to 250MHz external clock

## ADC specifications


### ADS42LB69

<b>Channels</b>	2
<b>Resolution</b>	16 bits
<b>Input voltage range</b>	2-V PP and 2.5-V PP Diff Full-Scale Input
<b>Maximum clock rate</b>	250 MSPS
<b>SNR</b>	72.3 dBFS @ 230MHz
<b>Output Interface</b>	DDR or QDR LVDS
<b>Input impedance</b>	1.2k $\Omega$ (differential)

# Framing features I DDR



## Framing features II QDR





# Outline

Introduction

ADC board characteristics

High Speed ADCs and the evolution next to FPGAs

Proposal and Implementation in the FMC16X IP Core


Architecture for testing

Validation and Results

Conclusions


## Virtex II and Spartan 3

Scheme used in the application note XAPP774.



# Virtex 4 and Virtex 5


Scheme used in the application note XAPP866.



X866\_14\_022808

# Virtex 6


The application note XAPP1071 shows a more sophisticated scheme:



X1071\_14\_0121 10

## Xilinx Series 7

The application note XAPP542 shows a very similar scheme like the XAPP1071.



# Outline

Introduction

ADC board characteristics

High Speed ADCs and the evolution next to FPGAs

Proposal and Implementation in the FMC16X IP Core


Architecture for testing

Validation and Results

Conclusions

## Hardware connectios

- ▶ FMC164
- ▶ ZC706
- ▶ FMC
- ▶ DDR vs QDR
- ▶ framing signals



To get 16-bit values with a sampling clock of 250 MHz, the clock provided by the ADC run at 500 MHz to read 4-bit as DDR two times, known as QDR mode.

## IP Modules (I)



- ▶ `adc_data.vhdl`
- ▶ `adc_frame.vhdl`
- ▶ `adc_cdc.vhdl`
- ▶ `adc_clock.vhdl`



## IP Modules (II)

- ▶ **IBUFDS**: differential input buffer.
- ▶ **IDELAYE2**: allows an input signal to be delayed.
- ▶ **IDELAYCTRL**: calibrates IDELAYE2, reducing effects of process, voltage, and temperature variations.
- ▶ **ISERDESE2**: a serial-to-parallel converter.
- ▶ **IN\_FIFO**: very small FIFOs, designed for memory applications but available as general resource.
- ▶ **ODDR**: logic to implement an output DDR register.
- ▶ **BUFG**: global clock buffer.
- ▶ **BUFIO**: I/O clock buffer.
- ▶ **BUFR**: regional clock buffer.





# Data deserializer




## Synchronization and CDC (I)

- ▶ Forced bitslip input
- ▶ Signal shaping analysis, 1st order derivative
- ▶ Autoscale trigger
- ▶ Guard time
  
- ▶ Small FIFOs hardblocks near the IO

# Synchronization and CDC (II)



# Clocking



Different frequencies operating in the system, 500MHz in the IO, 250MHz in data deserialization and 125MHz after the CDC.

# Outline

Introduction

ADC board characteristics

High Speed ADCs and the evolution next to FPGAs


Proposal and Implementation in the FMC16X IP Core

Architecture for testing

Validation and Results


Conclusions

# Design for testing the IP core



## Top level

In order to be compatible with all the boards of the family, a set of generics are used enabling or disabling the resources by channels groups, depending on the board type.





# Outline

Introduction

ADC board characteristics

High Speed ADCs and the evolution next to FPGAs

Proposal and Implementation in the FMC16X IP Core

Architecture for testing

Validation and Results

Conclusions

## Validation

- ▶ An internal fake data generator works muxed with SERDES to test the system, starting from the fifo's inputs.
- ▶ Python scripts to analyze the fake data.
- ▶ Fast Fourier Transform of a well known signal being sampled.

# Outline

Introduction

ADC board characteristics

High Speed ADCs and the evolution next to FPGAs

Proposal and Implementation in the FMC16X IP Core

Architecture for testing

Validation and Results

Conclusions

# Conclusions

- ▶ QuADC
- ▶ Base for the FMC10X IP Core
- ▶ Packet Standardization

This work was co-funded by the European Union within the European Metrology Programme for Innovation and Research (EMPIR) joint research project 15SIB04 QuADC




 INTI-CMNB-FPGA

Attribution-ShareAlike 4.0 International  
[http://creativecommons.org/licenses/  
by-sa/4.0/](http://creativecommons.org/licenses/by-sa/4.0/)

**Bruno Valinoti**

 valinoti@inti.gob.ar

 bruno-valinoti

**Rodrigo A. Melo**

 rmelo@inti.gob.ar

 rodrigoalejandromelo

 @rodrigomelo9ok

 rodrigomelo9

Questions?

Thanks!